

LISTING OF CLAIMS:

1. (Currently amended) A method of plating an electrical contact on a substrate, comprising:
- forming a metal interconnect on first and second opposing sides of a printed wiring board and through a via formed through the printed wiring board;
  - forming first and second dielectric layers on the metal interconnect over the first and second sides of the printed wiring board, respectively, the first and second dielectric layers each having openings therethrough that expose portions of the metal interconnect;
  - forming first and second plating layers on the first and second dielectric layers, respectively, and in the first and second openings and on the exposed portions of the metal interconnect, the first and second plating layers electrically connected by the metal interconnect;
  - electroplating first and second contact layers over a respective portion of each of the first and second plating layers using the first and second plating layers; and
  - removing a portion of each of the first and second plating layers from the first and second dielectric layers while leaving the portions of the first and second plating layers under the first and second contact layers.
2. (Previously amended) The method as recited in Claim 1 wherein forming first and second plating layers includes forming the first and second plating layers with an electro-less process and the method further includes electroplating first and second conductive layers on the first and second plating layers, respectively.

3. (Previously amended) The method as recited in Claim 1 wherein electroplating first and second contact layers includes electroplating first and second barrier layers over the first and second plating layers, respectively.

4. (Previously amended) The method as recited in Claim 3 wherein electroplating first and second barrier layers includes electroplating first and second nickel layers, respectively, and electroplating first and second contact layers further includes electroplating first and second gold layers on the first and second nickel layers, respectively.

5. (Previously amended) The method as recited in Claim 1 wherein forming the first plating layer includes forming a discontinuous first plating layer.

6. (Previously amended) The method as recited in Claim 1 wherein removing a portion of each of the first and second plating layers includes removing a portion of the first plating layer prior to electroplating the first and second contact layers.

7. (Previously amended) The method as recited in Claim 1 wherein removing a portion of each of the first and second plating layers includes removing a portion of the second plating layer subsequent to electroplating the first and second contact layers.

8. (Currently amended) A method of manufacturing an integrated circuit (IC) substrate, comprising:

forming a multi-layered substrate with a printed wiring board core and having vias formed therethrough;

forming metal interconnects on first and second opposing sides of the printed wiring board and through the vias;

forming first and second dielectric layers on the metal interconnects over the first and second sides of the printed wiring board, respectively, the first and second dielectric layers each having openings therethrough that expose portions of the metal interconnects; and

plating an electrical contact on the substrate, including:

forming first and second plating layers on the first and second dielectric layers, respectively, and in the first and second openings and on the exposed portions of the metal interconnects, the first and second plating layers electrically connected by one of the metal interconnects;

electroplating first and second contact layers over a respective portion of each of the first and second plating layers using the first and second plating layers; and

removing a portion of each of the first and second plating layers from the first and second dielectric layers while leaving the portions of the first and second plating layers under the first and second contact layers.

9. (Previously amended) The method as recited in Claim 8 wherein forming the first and second plating layers includes forming the first and second plating layers with an electro-less process and the method further includes electroplating first and second conductive layers on the first and second plating layers, respectively.

10. (Previously amended) The method as recited in Claim 8 wherein electroplating first and second contact layers includes electroplating first and second barrier layers over the first and second plating layers, respectively.

11. (Previously amended) The method as recited in Claim 10 wherein electroplating first and second barrier layers includes electroplating first and second nickel layers and electroplating first and second contact layers further includes electroplating first and second gold layers on the first and second nickel layers.

12. (Previously amended) The method as recited in Claim 8 wherein forming the first plating layer includes forming a discontinuous first plating layer.

13. (Previously amended) The method as recited in Claim 8 wherein removing a portion of each of the first and second plating layers includes removing a portion of the first plating layer prior to electroplating the first and second contact layers.

14. (Previously amended) The method as recited in Claim 8 wherein removing a portion of each of the first and second plating layers includes removing a portion of the second plating layer subsequent to electroplating the first and second contact layers.

Claim 15-20 (canceled).

Sub  
C1  
21. (Previously added) The method as recited in Claim 1 wherein the first and second plating layers are not formed in the via.

22. (Currently amended) The method as recited in Claim 2 wherein the electroplating first and second conductive layers includes electroplating first and second conductive layers each substantially confined to the first and second openings, respectively.

23. (Previously added) The method as recited in Claim 8 wherein the first and second plating layers are not formed in the vias.

24. (Previously added) The method as recited in Claim 9 wherein the electroplating first and second conductive layers includes electroplating first and second conductive layers each substantially confined to the first and second openings, respectively.